

ReRAM-Based Process-In-Memory Accelerator for Iterative Solvers: A Systematic Survey

Boyu Geng¹, Mingjia Fan¹, Zhou Jin², Weifeng Liu¹

¹SSSLab, Dept. of CST, China University of Petroleum-Beijing, China, ²College of Integrated Circuits, Zhejiang University, Hangzhou, China

Introduction

Iterative solvers are foundational for large-scale scientific computing, enabling solutions to sparse linear systems critical in simulations, machine learning, and optimization. However, traditional von Neumann architectures suffer from the "memory wall" due to data movement bottlenecks. ReRAM-based Process-In-Memory (PIM) architectures offer a breakthrough by integrating computation within memory, enabling matrix operations at $O(1)$ complexity. This poster surveys advances in ReRAM-PIM for iterative solvers, categorizing key innovations and outlining future challenges.

- Data Movement Overhead: Frequent transfers between CPU and memory limit performance.
- Precision vs. Efficiency Trade-off: High-precision floating-point arithmetic strains conventional hardware.
- Sparsity and Irregularity: Sparse matrix operations require non-deterministic memory access, degrading efficiency.
- Scalability: Analog ReRAM non-idealities (e.g., conductance drift) hinder large-scale deployment.

TABLE I: Summary of ReRAM based PIM accelerators for iterative solvers.

| Category | Citation | Solver | Baseline | Speedup | Energy Efficiency | Iteration | Sparsity | Year |
|---|----------|--|--|--|------------------------------------|-----------|----------|------|
| Mixedprecision strategy | [17] | CG | NVIDIA Tesla K10 GPU | 1500x | 8.5x | ✓ | ✓ | 2015 |
| | [18] | GMRES | IBM POWER8 CPU, NVIDIA P100 GPU | 6.3–17.5x (CPU), 3.6–7.8x (GPU) | 6.8–24x | ✓ | ✓ | 2018 |
| | [19] | Block-Jacobi preconditioned flexible GMRES | 2.3 GHz 8-Core Intel i9 machine equipped with 16 GB of system memory | FGMRES required 2x to 4x fewer FLOPS than PGRES + ILU | — | ✓ | ✗ | 2023 |
| | [20] | — | — | O(1) | — | ✗ | ✗ | 2019 |
| Based on the feedback circuit theory | [21] | — | — | O(logN) or O(1) (model covariance), O(1/λ_min) | — | ✗ | ✓ | 2020 |
| | [22] | Eigenvector | — | O(1) | — | ✗ | ✗ | 2020 |
| | [23] | Jacobi iterative method | NVIDIA Tesla P40 GPU | 100x | 1000x | ✗ | ✓ | 2021 |
| | [24] | Least-Squares Fitting | NVIDIA K40m GPU | 132–3282x | 8201–96738x | ✗ | ✗ | 2022 |
| Enabling floating-point computations | [25] | — | original AMC | — | 1.6–1.67x | ✗ | ✗ | 2024 |
| | [26] | CG, BiCG | NVIDIA Tesla P100 GPU | 10.3x | 10.9x | ✓ | ✓ | 2018 |
| | [27] | CG, BiCGSTAB | NVIDIA Tesla V100 GPU, PIM accelerator [26] | 12.59x (CG GPU), 12.94x (CG PIM), 13.34x (BiCGSTAB GPU), 15.98x (BiCGSTAB PIM) | — | ✓ | ✓ | 2023 |
| | [28] | AMG | AMD 2nd EPYC 7702 CPU, NVIDIA Tesla A100 GPU | 10x (CPU), 100x (GPU) | 100x (CPU), 1000x (GPU) | ✓ | ✗ | 2023 |
| Dealing with irregularity and sparsity with CAM | [29] | JPCG | AMD 2nd EPYC 7702 CPU, NVIDIA Tesla A100 GPU, Xilinx Alveo U280 FPGA | 1000x (CPU), 10x (GPU), 10x (FPGA) | 100x (CPU), 100x (GPU), 10x (FPGA) | ✓ | ✓ | 2024 |

ReRAM-PIM Contributions

1. Mixed-Precision Strategy

- Method: Hybrid analog-digital workflows for iterative solvers.
- Richter et al. : ReRAM-based preconditioning for Conjugate Gradient (CG).
- Kalantzis et al. : Block-Jacobi preconditioning for GMRES using ReRAM/PCM arrays.
- Le Gallo et al. : Mixed-precision GMRES with analog matrix-vector multiplication.
- Advantage: Combines ReRAM's low-precision analog acceleration with CPU-based high-precision refinement to balance efficiency and accuracy.
- Performance:
 - CG: 1500x speedup, 8.5x energy efficiency vs. NVIDIA Tesla K10 GPU.
 - GMRES: 6.3–17.5x (CPU) / 3.6–7.8x (GPU) speedup, 6.8–24x energy efficiency.
 - Flexible GMRES: 2–4x FLOPS reduction vs. ILU-preconditioned GMRES.

2. Based on the Feedback Circuit Theory

- Method: Circuit-level equation solving via Ohm-Kirchhoff laws.
- Sun et al. : Linear system/eigenvector solving in O(1)/O(logN) time.
- Song et al. : Closed-loop Jacobi iteration mapped to ReRAM crossbars.
- Chen et al. : Least-squares solver using analog matrix inversion.
- Pan et al. : BlockAMC architecture for scalable analog matrix computation.
- Advantage: Eliminates iterative steps by leveraging analog circuit equilibrium.
- Performance:
 - Jacobi: 100x speedup, 1000x energy efficiency vs. NVIDIA Tesla P40 GPU.
 - Least-squares: 132–3282x speedup, 8201–96,738x energy efficiency vs. NVIDIA K40m GPU.
 - BlockAMC: 1.6–1.67x throughput improvement vs. baseline AMC.

3. Enabling Floating-Point Computations

- Method: Hardware-software co-design for high-precision arithmetic.
- Feinberg et al. : Exponent truncation with mantissa padding for CG/BiCG.
- Song et al. : ReFloat data format with exponent locality optimization.
- Advantage: Enables scientific-grade precision on ReRAM arrays.
- Performance:
 - CG/BiCG: 10.3x speedup, 10.9x energy efficiency vs. NVIDIA Tesla P100 GPU.
 - ReFloat: 12.59–15.98x speedup vs. NVIDIA V100 GPU and prior ReRAM designs.




Fig. 3: The architecture of AmgR [28].

4. Dealing with Irregularity and Sparsity with CAM

- Method: Content-addressable memory (CAM) for irregular/sparse operations.
- Fan et al. : AmgR architecture for Algebraic Multigrid (AMG).
- Fan et al. : ReCG framework for sparse Conjugate Gradient.
- Advantage: Parallel pattern-matching resolves unstructured data access.
- Performance:
 - AMG: 10x (CPU) / 100x (GPU) speedup, 100–1000x energy efficiency.
 - ReCG: 1000x (CPU) / 10x (GPU/FPGA) speedup, 100–10x energy efficiency.




Fig. 4: Implement SpMV on ReRAM, including Compression, Loading, Search, and Computation Phases

Conclusion

ReRAM-PIM architectures revolutionize iterative solvers by merging computation and memory, achieving orders-of-magnitude gains in speed and energy efficiency. Critical advancements in mixed-precision, feedback circuits, floating-point support, and CAM-based sparsity handling lay the groundwork for broader adoption in scientific computing. Future work must address precision, scalability, and operator complexity to unlock ReRAM's full potential.

Acknowledgments:

Supported by NSFC (U23A20301, 62234010), State Key Lab of Computer Architecture.

Contact:

Zhou Jin (z.jin@zju.edu.cn)

References:

1. Richter, K. Pas, X. Guo, R. Patel, J. Liu, E. Ipek, and E. G. Friedman, "Memristive accelerator for extreme scale linear solvers," in GOMACTech, 2015.
2. Z. Sun, G. Pedretti, E. Ambrosi, A. Bricalli, W. Wang, and D. Ielmini, "Solving matrix equations in one step with cross-point resistive arrays," in Proceedings of the National Academy of Sciences (PNAS), 2019.
3. B. Feinberg, U. K. R. Vengalam, N. Whitehair, S. Wang, and E. Ipek, "Enabling scientific computing on memristive accelerators," in International Symposium on Computer Architecture (ISCA), 2018.
4. M. Fan, X. Tian, Y. He, J. Li, Y. Duan, X. Hu, Y. Wang, Z. Jin, and W. Liu, "AmgR: Algebraic multigrid accelerated on ReRAM," in Design Automation Conference (DAC), 2023.
5. M. Fan, X. Chen, D. Yang, Z. Jin, and W. Liu, "ReCG: ReRAM-accelerated sparse conjugate gradient," in Design Automation Conference (DAC), 2024.

Full list in accompanying paper.