

# **Register-based Implementation of the Sparse General** Matrix-Matrix Multiplication on GPU

Junhong Liu, Xin He, Weifeng Liu and Guangming Tan

Institute of Computing Technology, Chinese Academy of sciences, University of Chinese Academy of Sciences

Department of Computer Science, Norwegian University of Science and Technology

liujunhong@ncic.ac.cn,hexin2016@ict.ac.cn,weifeng.liu@ntnu.no,tgm@ict.ac.cn

### Abstract

General sparse matrix-matrix multiplication (SpGEMM) is an essential building

## 3. Experiments

We use Nvidia K40m (Kepler) and Titan X (Pascal) GPUs for comparing the performance of our algorithm and several existing methods (CUSP [1], cuSPARSE, bhSPARSE [5] and RMerge [3]) that compute  $C = A^*A$  in double precision. The CUDA versions are 7.0 and 8.0 on K40m and Titan X, respectively. The selected benchmark suite includes 956 square sparse matrices with 100k  $\leq$ nnz ≤ 200M from the SuiteSparse Matrix Collection [2]. The relative speedups are shown in Figures 2 and 3. It can be seen that the performance of our FastSparse is in general superior to the four existing libraries. Specifically, on K40m, our

block in a number of applications. In our work, we fully utilize GPU registers and shared memory to implement an efficient and load balanced SpGEMM in comparison with the existing implementations.

## 2. Methodology

We first propose the register-based SpGEMM col 01389 algorithm (reg-spgemm) thread0 col 0389 nte Intra-Intravalabcd for the short rows of A a+w+g thread thread col 1389 thread thread min() min() d+e+k so that the threads val dfrt val b+f+r+m within a warp are ..... thread1 col 0138 c+r+t Intra-Intraadd() add() valwert sufficient to handle thread thread d+t+n col 0139 min() min() the corresponding valgkmn intermediate products. col=1 col=0 Reg-spgemm relies on Val=d+e+k val=a+w+g the warp shuffle instruction at the register level and the N-to-M product-thread and *N*-to-*M* design binding scheme. Figure 1 shows an example of our method. It can be seen that the example needs to merge four rows of matrix B, which is implemented by two threads of one warp. In step 1, the intra – thread min() is the operation that gets the minimum column index of two rows of matrix B within each thread. While the inter -thread min() is the operation that gets the minimum column index of four rows of matrix B across threads, which is implemented by using the reduction of warp-level shuffle instructions. Then, by using the inter – thread add() operation that is also implemented by leveraging the warp-level shuffle instructions, the first output element of vector c, i.e., a + w + g is obtained. Also, with the same operations, in step 2, the second output element of vector c, i.e., d + e + k is obtained. Actually, the steps are in one *for loop* until all four rows of matrix B are added up and the results of one row of the output matrix C are directly stored to global memory from registers.



**Figure 1.** An example showing the proposed reg-spgemm

approach delivers a harmonic average speedup of

When the row number of matrix B is large, the reg-spgemm will be insufficient, because the warp size of current Nvidia GPU is 32. Then the shared memory-based SpGEMM algorithm (smemspgemm) is implemented to handle the long rows of A via multiple warps performing the regspgemm algorithm. At this time, the results of Figure 1 are not stored to global memory, but shared memory for the next merge operations. Through these operations we guarantee the effective utilization of both registers and shared memory.

6.57x (up to 31.56x), 2.48x (up to 38.38x), 1.97x (up to 7.90x), and 1.12x (up to 2.82x) over CUSP, cuSPARSE, bhSPARSE and RMerge, respectively. On Titan X, the speedups are 3.75x (up to 25.76x), 1.16x (up to 56.48x), 1.07x (up to 3.82x), and 1.78x (up to 6.50x), respectively.

### 4. Conclusion

This work chooses the vertical-merge approach as an early baseline and the N-to-M product-thread binding strategy to achieve the goal. Our library is the first to use register and shared memory to implement

SpGEMM.

#### 5. References









[1] N. Bell, S. Dalton, and L. N. Olson. 2012. Exposing Fine-Grained Parallelism in Algebraic Multigrid Methods. SIAM Journal on Scientific *Computing* 34, 4 (2012), C123–C152.

[2] T. A. Davis and Y. Hu. 2011. The University of Florida Sparse Matrix Collection. ACM Trans. Math. Softw. 38, 1 (2011), 1:1–1:25.

[3] F. Gremse, A. Höfter, L. O. Schwen, F. Kiessling, and U. Naumann. 2015. GPU-Accelerated Sparse Matrix-Matrix Multiplication by Iterative Row Merging. SIAM Journal on Scientific Computing 37, 1 (2015), C54– C71.

[4] K. Hou, W. Liu, H. Wang, and W. Feng. 2017. Fast Segmented Sort on GPUs. In Proceedings of the International Conference on *Supercomputing* (ICS '17). 12:1–12:10.

[5] W. Liu and B. Vinter. 2015. A Framework for General Sparse Matrix Matrix Multiplication on GPUs and Heterogeneous Processors. J. *Parallel Distrib. Comput.* 85, C (Nov. 2015), 47–61.



Figure 2. Performance comparison for double data on an Nvidia K40m (Kepler).



Figure 3. Performance comparison for double data on an Nvidia Titan X (Pascal).