

WC: A New GPU Programming Model

Ang Li, Pacific Northwest National Laboratory (PNNL) Weifeng Liu (Norwegian University of Science and Technology) Linnan Wang (Brown University) Kevin Barker and Shuaiwen Leon Song (PNNL)

Pacific Northwest

Proudly Operated by Battelle Since 1965

1

The Missing Warp in CUDA







- CUDA's 2-level programming model
 - Thread-block → SM, Thread → CUDA core
- GPU Hardware's 3-level execution model
 - SM, warp, SIMD-lane
- CUDA programming/execution model mismatch
- Warp cannot be simply ignored
 - Warp divergence
 - Inter-warp synchronization

Inter-warp Synchronization

Pacific Northwest



Explicit Synchronization
 Implicit Synchronization



12% (up to 90%) explicit stalls, 4.4% implicit stalls for 80 GPGPUs applications on P100

Issues with CUDA Programming Model



Large & correlated design space

Difficult to program

- Setting kernel configuration <<<grid(x,y,z), block(x,y,z)>>>
- Related to resources allocation: register, shared-mem, warp-slots

Difficult to optimize

- Without knowing "warp" it's hard to achieve optimal performance
- Thinking about warp, program about warp, but never express warp

Synchronization overhead

- Warp divergence/unbalancing
- Explicit warp synchronizationImplicit warp syncrhonization

CUDA's programming/execution model mismatch

How to resolve the "mismatch" issue?

- Warp-Consolidation Model
 - 5 advantages over CUDA model
 - 3 code examples
 - 2 drawbacks & solution
 - 2 comparisons with other techniques
- Evaluation
 - Settings
 - Results
- Potential Extension
 - Active context switch
 - Volta



Pacific No

Warp Consolidation Model

WC Model

- Unify TB and warp: 1-warp/threadblock
- 2-level programming/execution model
- Combine the advantages
 - thread-block(free resource allocation)
 - warp (fast communication, synchronization and cooperation)

Motivates novel SMT-like programming concept for GPU

- Partition computation space into multiple independent warp based jobs. A job is handled by a warp
- Threads in a TB/warp can efficiently sync, cooperate and communicate





Adv 1: No synchronization & barrier

Pacific Northwest



Adv 2: Simplified Design Space



CUDA Programming Model

Hard to program

- Large design space <<<grid(x,y,z), block(x,y,z)>>>
- Correlated resources usage: register, shared-mem, warpslots, etc.
- WC Programming Model

Easy to program

- Fixed block configuration <<<grid(x,y,z), 32>>>
- Fixed per-warp resources → No correlated resource allocation
- Significantly reduces design space
- CPU-like programming: simultaneous multi-threaded SSE code

Adv 3: Register fast communication

- Shared memory communication:
 reg→write→sync→read→reg
- Register shuffle communication:
 - reg→shuffle→reg
 - Very flexible
 - Communication
 - CUDA: collective shared memory communication
 - WC: distributive message passing communication



Pacific No



Adv 4: Fine-grained cooperation





 [1] M. Bauer et al, Singe: Leveraging warp specialization for high performance on GPUs, PPoPP-14
 [2] Andy Adinets, Optimizing Filtering with Warp-Aggregated Atomics, https://devblogs.nvidia.com/cuda-pro-tipoptimized-filtering-warp-aggregated-atomics/

Adv 5: Extended Register Space



Lane-0	Lane	-1	Lan	e-2	Lane-3	Lane-)	Lane-1	Lane-2	Lane-3
Private register	Priva	te	Priv	ate	Private	Shared registe space	r	Shared register space	Shared register space	Shared register space
space	spac	e	spa	ace	space	Private registe space	r	Private register space	Private register space	Private register space
								<u> </u>		T
Sha	red Sc	ratc	hpad	Men	nory	Private scratchpa memory	d	Private scratchpad memory	Private scratchpad memory	Private scratchpad memory

- Register spilling in shared memory
 - Register shuffling relax the usage of shared memory as comm buffer
 - Shared memory allocation is now private a warp
 - No shared memory bank conflict

Exp 1: How to program in WC





```
__global__ void Kernel(...){
 __shared__ volatile sh[N];//volatile smem
 for(...){
   //sync is avoided
   //blockwise memory fence is avoided
    ...}
num_thds = 32;//reduce to one warp
num_blks = (int)ceil(num_nodes/
        (double)num_thds;//num of blks x16
dim3 grid(num_blks,1,1);//grid config
dim3 thds(num_thds,1,1);//blk config
do{
 Kernel<<<grid,thds>>>(...)
while(stop);
```

- Synchronization is removed
- Shared memory allocate as volatile
- Thread block configuration == 32

Exp 2: How to transform legacy code



if(i0<n_vectors) //replicate or use "for"
d_output[i0]=(float)X*k_2powneg32;
unsigned v_log2stridem1=v[__ffs(stride)-2];
unsigned v_stridemask=stride-1;
//"for" statement need to replicated,
//can be fused later if possible
for(int i=i0+stride;i<n_vectors;i+=stride){
 X^=v_log2stridem1^v[__ffs(~((i-stride)|
 v_stridemask))-1];
 d_output[i]=(float)X*k_2powneg32;
}}</pre>

```
if(i0 0<n vectors)</pre>
   d_output[i0_0]=(float)X_0*k_2powneg32;
if(i0 1<n vectors)</pre>
   d_output[i0_1]=(float)X_1*k_2powneg32;
unsigned v_log2stridem1=v[__ffs(stride)-2];
unsigned v_stridemask=stride-1;
for(int i=i0_0+stride;i<n_vectors;i+=stride){</pre>
   X_0^=v_log2stridem1^v[__ffs(~((i-stride)|
       v_stridemask))-1];
    d_output[i]=(float)X_0*k_2powneg32;
}
for(int i=i1_0+stride;i<n_vectors;i+=stride){</pre>
    X_1^=v_log2stridem1^v[__ffs(~((i-stride))
      v_stridemask))-1];
    d_output[i+32]=(float)X_1*k_2powneg32;
}}
```



Input : Original Kernel Code Output: Warp-Consolidation based Optimized Kernel Code Stage-1 Warp Aggregation(kernel code): if CTA-size can be adjusted to 32 threads then Adjust CTA-size to 32 threads: else Perform aggressive warp coarsening: for each code block separated by ___syncthreads() do Replicate each var reused across the code block: Replicate statements depending on *threadIdx.x*; Convert "if" statements to "for" statements: Replicate "for" and "while" block: Perform loop fusion if possible: end end Remove all svnc statements: return optimized code after warp-aggregation; Stage-2 Register Remapping(kernel code): if Fixed s-mem access pattern and no addr calculation then Remove all shared memory allocation: Partition smem space into warp-based chunks; Allocate these chunks in different registers: Replace smem references by shuffle instructions: end return optimized code after register-remapping; Stage-3 Warp Delegation(kernel code): Include the Warp_Delegation.cuh header file; Pack kernel body into the WARP_DELEGATION macro; Set partition strategy; Convert kernel invokation: return optimized code after warp-delegation;

Exp 3: How to communicate via reg





- Shuffle is very flexible (up, down, shfl)
- Be careful when shuffle with warp divergence
- No synchronization required

Stencil from Parboil Benchmark Suite.

Drawback 1: Occupancy degradation



GPU	Architecture	SMs	Thre	ead-Blocks/SM	Warps/SM	
Tesla-K80	Kepler	15		16	64	
Tesla-M40	Maxwell	24		32	64	
Tesla-P100	Pascal	56		32	64	
Tesla-V100	Volta	80		32	64	

Occupancy is at maximum 0.5

- Resolved by warp-delegation (a variant of [1])
- CUDA Best Practice Guide (50% occupancy is sufficient)

We hope TBs/SM == Warps/SM in future GPUs

[1] A. Li et al. "Locality-Aware CTA Clustering for Modern GPUs." in ASPLOS-17, ACM

Drawback 2: Shared Mem/Reg usage

- Extra shared mem usage
 - Ideally can be mitigated & released by register shuffling
 - Otherwise, multiplexing can be an alternative solution[1]

Extra register usage

- Our experiment show that reg usage not increase much
- Can be resolved by shared memory spilling

[1] Y. Yang et al. "Shared memory multiplexing: a novel way to improve GPGPU throughput" in PACT-12, ACM





Comparison 1: Thread Coarsening

Coarsening factor



Fuse multi-threads so per-thread workload increases but thread number decrease

Thread CoarseningWarp ConsolidationIncrease ILPAn approach to reduce
warps/TB to 1 for
legacy CUDA codeReduce auxiliary instCoarsening === 1

Comparison 2: Warp Specialization





[1] M. Bauer et al. "Singe: leveraging warp specialization for high performance on GPUs." in PPoPP-14, ACM
 [2] S. Hong et al. "Accelerating CUDA graph algorithms at maximum warp" in PPoPP-11, ACM.

How to resolve the "mismatch" issue?

- Warp-Consolidation Model
 - 5 advantages over CUDA
 - 3 examples
 - 2 drawbacks & solution
 - 2 comparisons with other techniques

Evaluation

- Settings
- Results

Potential Extension

- Active context switch
- Volta



Pacific North

Evaluation Settings





Application	Description	abbr.	Kernel Name	CTAs	WPs	Regs	SMem	Sync	Comm	Ref
64H	64 and 256 bin histogram calculation	64H	mergeHistogram256Kernel()	256	8	15	1000B	Y	Y	[32]
streamcluster	Assigning points to nearest centers	STR	kernel.compute.cost()	128	16	25	OB	N	N	[33]
alax	Matrix transpose and vector multiply	ATX	atax.kernel2()	256	8	18	OB	N	N	[34]
bh	Gravitational forces via Barnes-Hut method	BHH	BoundingBoxKernel()	168	32	32	24000B	Y	Y	[35]
mersenne	Mersenne Twister random generator	MEE	BoxMullerGPU()	32	4	18	OB	N	N	[32]
binomial	Option call price via binomial model	BIL	binomialOptionsKernel()	1024	8	17	2007B	Y	Y	[32]
BlackScholes	Option call price via Black-Scholes model	BLS	BlackScholesGPU()	480	4	21	OB	N	N	[32]
corr	Correlation computation	COR	corr_kernel()	8	8	22	OB	N	N	[34]
cutcp	Compute Coulombic potential for 3D grid	CPP	cenergy()	512	4	22	OB	N	N	[36]
fft	Fast Fourier transform	FFT	IFFT512_device()	32768	2	56	4500B	Y	Y	[37]
stencil	Jacobi stencil operation on regular 3D grid	STL	block2D_hybrid_coarsen_x()	64	4	29	1000B	Y	Y	[36]
hotspot	Estimate processor temperature	HOT	calculate_temp()	7396	8	38	3000B	Y	Y	[33]
lps	3D Laplace solver	LPS	GPU_laplace3d()	5000	4	16	2390B	Y	Y	[38]
matrixMul	Matrix multiplication	MAL	matrixMulCUDA()	16384	32	27	8000B	Y	Y	[32]
maunt	Pairwise local sequence alignment for DNA	MUM	mummergpuKernel()	196	8	23	OB	N	N	[38]
scalarProd	Scalar products of input vector pairs	SCD	scalarProdGPU()	4096	8	24	4000B	Y	Y	[32]
sgemm	Single precision general matrix multiply	SGM	mysgemmNT()	496	4	46	512B	Y	Y	[36]
<i>recursiveGaussian</i>	Recursive Gaussian filter	REN	d_transpose()	1024	8	10	1062B	Y	Y	[32]
nbody	All-pairs gravitational N-body simulation	NBY	integrateBodies()	224	8	36	4000B	Y	Y	[32]
pathfinder	Dynamically finding a path in 2D grid	PAR	dynproc_kernel()	3334	1	13	256B	Y	Y	[33]
MonteCarlo	Option call price via Monte-Carlo method	MOO	MonteCarloReduce()	1024	8	29	4000B	Y	Y	[32]
bfs	Breadth first search	BFS	Kernel()	1954	16	16	OB	Y	N	[33]
b+tree	B+tree Operation	B+E	findK()	10000	8	27	OB	Y	N	[33]
SobolQRNG	Sobel edge detection filter for images	SOG	sobolGPU_kernel()	25600	2	19	128B	Y	Y	[32]
dct8x8	Discrete cosine transform for 8x8 block	DC8	CUDAkemel1DCT()	4096	2	18	500B	Y	Y	[32]
srad	Speckle reducing anisotropic diffusion	SRD	reduce()	2048	16	25	4000B	Y	Y	[33]
backprop	Perceptron back propagation	BAP	bpnn.layerforward_CUDA()	32768	8	18	1062B	Y	Y	[33]
gesummv	Scalar vector and matrix multiplication	GEV	gesummv.kernel()	128	8	23	OB	N	N	[34]
gaussian	Solving variables in a linear system	GAN	Fan1()	2	16	12	OB	N	N	[33]
single	Monte Carlo single Asian option	SIE	initRNG()	782	4	32	OB	Y	Y	[32]
syr2k	Symmetric rank-2k operations	SY2	syr2k.kernel()	16384	8	19	OB	N	N	[34]
syrk	Symmetric rank-k ooperations	SYK	syrk_kernel()	4096	8	28	OB	N	N	[34]

32 Applications from commonly used GPGPU benchmark suits

Evaluation Results



Pacific

On average 1.7x, 2.3x, 1.5x and 1.2x over Tesla K80 (Kepler), M40 (Maxwell), P100 (Pascal) and V100 (Volta)



Performance gain is not directly from cache by reducing sync, communication and cooperation (SCC) overhead

How to resolve the "mismatch" issue?

- Warp-Consolidation Model
 - 5 advantages over CUDA
 - 3 examples
 - 2 drawbacks & solution
 - 2 comparisons with other techniques

Evaluation

- Settings
- Results

Potential Extension

- Active context switch
- Volta



Pacific North

Extension 1: Active context switch





while s_in_degree[i]+1 ≠ d_in_degree[i] do
 //busy wait
end while

Not a deadlock if contains "clock()" which appear to signal warp context switch

Exploit intra-TB and inter-TB data reuse

Invoke clock() after memory fetch when there is more inter-TB locality

Weifeng Liu et al. Fast synchronization-free algorithms for parallel sparse triangular solves with multiple righthand sides. Concurrency and Computation: Practice and Experience, 2017.

Extension 2: Volta opportunities





Threads in a warp can proceed in sub-warp granularity

- Benefit: more flexible warp sync, communication and cooperation
- Issue: threads in a warp has to synchronize

Extension 2: Volta opportunities



		101	etructio	n Cache			
_	10/		isu ucuo		-1/-11-)	_	// Calculate AB with NVIDIA Tensor Cores
warp Scheduler (32 thread/clk)							// Kernel executed by 1 Warp (32 Threads)
	DI	spatch	n Unit (32	thread	/CIK)		global woid tensor(D) (float *D half *A half *B) \int
	Reg	ister	File (16,	384 x 3	82-bit)		// 1. Declare the fragments
064	INT	INIT	ED22 E0	22			wmma::fragment <wmma::matrix_a, half,="" k,="" m,="" n,="" wmma::col_major=""></wmma::matrix_a,>
04			FF 32 FF				wmma::fragment <wmma::matrix_b, half,="" k,="" m,="" n,="" wmma::col_major=""></wmma::matrix_b,>
64	INT	INT	FP32 FF	³²			wmma::fragment <wmma::accumulator. float,="" k.="" m.="" n.="" void=""> Cmat:</wmma::accumulator.>
64	INT	INT	FP32 FF	32			// 2 Initialize the output to zero
							ymmu fill fragment (Crest 0.05);
4	INT	INT	FP32 FF	³² TE	NSOR	TENSOR	whina:: iiii_iragment(Cmat, 0.01);
34	INT	INT	EP32 EF	C C	ORE	CORE	// 3. Load the inputs into the fragments
							wmma::load_matrix_sync(Amat, A, M);
64	INT	INT	FP32 FF	³²			wmma::load matrix sync(Bmat, B, K);
64	INT	INT	FP32 FF	32			// A Perform the matrix multiplication
							, The remain and the Amet Amet Const.)
64	INT	INT	FP32 FF	³²			winna:: mina_sync(Cinat, Amat, Bmat, Cinat);
LD/	LD/	LD/	LD/ L	D/		SEII	<pre>// 5. Store the result from fragment to global</pre>
ST	ST	ST	ST S	ST ST	ST	SPU	wmma::store matrix sync(D,Cmat, M, wmma::mem col major);

How can the WC model behaves to be more efficiently operates the Tensor Core!



- Summary
- Warp-Consolidation: a GPU Programming and Execution model that
 - Unifies warp and thread block (no explicit & implicit sync)
 - Communicates via register while cooperates via warp voting

Applicability:

- Simplified programming model than CUDA
- SCC (sync, communication, cooperation) applications
- 1.7x, 2.3x, 1.5x and 1.2x average speedups across 32 GPGPU applications on Kepler, Maxwell, Pascal and Volta GPUs, respectively



WC: A New GPGPU Programming Model

Ang Li, Pacific Northwest National Laboratory (PNNL) Weifeng Liu (Norwegian University of Science and Technology) Linnan Wang (Brown University) Kevin Barker and Shuaiwen Leon Song (PNNL)

Pacific Northwest NATIONAL LABORATORY

Proudly Operated by Battelle Since 1965